

705  
10/07/967  
02/20/02

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10077967	FILING DATE 02/20/2002	CLASS 438 257	SUBCLASS 107	GAU 2822	EXAMINER TRINH
----------------------	---------------------------	---------------------	-----------------	-------------	-------------------

\*\*APPLICANTS: Kim Sarah; List R.; Kellar Scot;

\*\*CONTINUING DATA VERIFIED: MT none

BEST AVAILABLE COPY

\*\* FOREIGN APPLICATIONS VERIFIED: MT none

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed	<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	ATTORNEY DOCKET NO 219.40232X00
35 USC 119 conditions met	<input type="checkbox"/> yes <input checked="" type="checkbox"/> no	
Verified and Acknowledged Examiners's initials M.T.		
TITLE : Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices		

U.S. DEPT. OF COMM./PAT. & TM.-PTO-435L (Rev. 12-94)

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Total Claims	Print Claim for O.G.
Assistant Examiner		DRAWING	
ISSUE FEE		Shoots Drwg.	Figs. Drwg.
Amount Due	Date Paid	Print Fig.	
Primary Examiner		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH: ☐ DISK (CRF) ☐ CD-ROM  
(Attached in pocket on right inside flap)